Principal/ Sr. Principal Digital Verification Engineer - R10235966
Description
At Northrop Grumman, our employees have incredible opportunities to work on revolutionary systems that impact people's lives around the world today, and for generations to come. Our pioneering and inventive spirit has enabled us to be at the forefront of many technological advancements in our nation's history - from the first flight across the Atlantic Ocean, to stealth bombers, to landing on the moon. We look for people who have bold new ideas, courage and a pioneering spirit to join forces to invent the future, and have fun along the way. Our culture thrives on intellectual curiosity, cognitive diversity and bringing your whole self to work — and we have an insatiable drive to do what others think is impossible. Our employees are not only part of history, they're making history.We are looking for you to join our team as a Principal Digital Verification Engineer or Sr. Principal Digital Verification Engineer based out of San Diego, CA. At the Northrop Grumman San Diego campus our Advanced Digital Design organization creates the next generation of communications and signal processing systems and will take ideas from concept to working systems aboard the world’s most advanced platforms right here in always-sunny San Diego. We design in our campus of labs and on-site advanced manufacturing just minutes from the beach and everything for which southern California is famous. It’s work that matters and a career that can take you places. We seek degreed electrical or computer engineering engineers with hands-on experience in FPGA Verification with VHDL.
You will be responsible for digital designs associated with multi-function software-defined radios. Systems include state-of-art radios and test equipment for military applications.
This is a dual level requisition which can be filled as a Principal Digital Verification Engineer or Sr. Principal Digital Verification Engineer.
This position is contingent upon the ability to obtain a US Government secret clearance and future program awards.
Job Description:
- Define and maintain digital logic design verification frameworks and architectures for software-defined radio systems
- Develop a verification plan based on digital logic design requirements and design specifications
- Simulate and verify FPGA logic designs, requirements, and perform system validation
- Analyze and debug simulation failures, determine root causes of bugs, and work with designers to resolve issues
- Perform regression testing and generate verification metrics and reporting
- Operate in a team environment with 5-7 engineers
Basic Qualifications for a Principal:
- Bachelor’s degree in Electrical Engineering or other STEM (Science, Technology, Engineering or Mathematics) discipline
- 5+ years of digital verification engineering experience using industry standard simulation tools (3+ years with an MS degree; 1+ years with PhD)
- Experience in VHDL design and verification methodologies for DoD communications systems
- FPGA deployable product process experience (requirements definition, conceptual design, detailed design, verification, and production release)
- Experience developing verification plans, functional tests, test benches, and bus functional models
- Experience with forecasting and estimating schedules for assigned tasks
- Demonstrated strong analytical skills and the ability to prioritize assignments according to program goals
- Experience using Siemens Questa Simulator
- Must be a US Citizen with the ability to obtain and maintain a Security Clearance
Basic Qualifications for a Sr. Principal:
- Bachelor’s degree in Electrical Engineering or other STEM (Science, Technology, Engineering or Mathematics) discipline
- 8+ years of digital verification engineering experience using industry standard simulation tools (6+ years with an MS degree; 4+ years with PhD)
- Experience in VHDL design and verification methodologies for DoD communications systems
- FPGA deployable product process experience (requirements definition, conceptual design, detailed design, verification, and production release)
- Experience developing verification plans, functional tests, test benches, and bus functional models
- Experience with forecasting and estimating schedules for assigned tasks
- Demonstrated strong analytical skills and the ability to prioritize assignments according to program goals
- Experience using Siemens Questa Simulator
- Must be a US Citizen with the ability to obtain and maintain a Security Clearance
Preferred Qualifications:
- Active Security Clearance
- Experience with functional verification methodology using OSVVM for the full life cycle of products
- Experience with scripting languages for Verification automation in a Linux environment (Perl, TCL, Bash, and Makefile)
- Experience using Siemens formal applications such as Lint, Inspect, and CDC
- Ability to hold special access program clearances
